A group of seven global data centre giants have come together to develop a single interconnect technology specification to allow processers using different instruction set architectures ISA to share data with accelerators in the data centre.
AMD, ARM, Huawei, IBM, Mellanox, Qualcomm and Xilinx have founded the Cache Coherent Interconnect for Accelerators Consortium CCIX to drive a high-performance open acceleration framework into the hosting industry, which will see different vendors' CPUs and accelerators communicate with each others while sharing the same memory.
As data centres come under pressure to accelerate applications processing due to power and space constraints, applications such as big data analytics, search, machine learning, NFV, wireless 4G and/or 5G, in-memory database processing, video analytics, and network processing, benefit from acceleration engines that need to move data seamlessly among the various system components.
The organisation will leverage existing server interconnect infrastructure and deliver higher bandwidth, lower latency, and cache coherent access to shared memory
The consortium also expects the move to dramatically reduce the need for complex programming environments.
According to the consortium, additional capabilities include both off-load and bump-in-the-wire inline application acceleration while leveraging existing server ecosystems and form factors thereby improving total cost of ownership TCO , and higher bandwidth compared to the existing interface.
He said: "With an anticipated broad eco-system support of the CCIX standard, data centres will now be able to optimise their data usage, thereby achieving world-leading applications efficiency and scale."